SYNTHESIZER BASICS by SP8793

Advertisements

A Phase Locked Loop (PLL) consists of a Voltage Controlled Oscillator (VCO), the output frequency of which is monitored and controlled. An error voltage steers the VCO and brings it back onto the correct frequency. The error voltage is generated by a Phase Sensitive Detector (PSD) which compares the VCO frequency with a reference frequency.

Read More Source
http://web.telia.com/~u85920178/conv/syn-info.htm
Thank you.

This entry was posted on Tuesday, January 8th, 2008 at 4:52 pm and is filed under RF-Radio Frequency. You can follow any responses to this entry through the RSS 2.0 feed.