sequences supplies for FPGAs
System designers must consider the timing and voltage differences between core and I/O power supplies (in other words, power-supply sequencing) during power-up and power-down. The possibility of a latch-up failure or excessive current draw exists when power-supply sequencing does not occur properly. The trigger for latch-up may occur if power supplies apply different potentials to the core and …..
Read More Source:
http://www.reed-electronics.com/ednmag/
index.asp?layout=article&articleId=CA269853
Thank you.
Best View 800x600 pixel
Email : 
Copyright 2008 www.elecfree.com/electronic/
